Office of Commercialization and Economic Development
Office of Technology Commercialization

Counterflow Pipelining: Architectural Support for Preemption in Asynchronous Systems using Anti-Tokens

Technology #07-0040

Questions about this technology? Ask a Technology Manager

Download Printable PDF

Montek Singh
Managed By
Peter Liao
Commercialization Manager 919.843.5028
Patent Protection
US Patent US 7913007

This methodology can efficiently implement several useful architectural features in asynchronous application-specific ICs (ASICs). These features include speculation, preemption, and eager evaluation. Throughput and energy savings can be significantly improved in systems involving high amounts of conditional computation. The energy savings can prove especially beneficial in systems with limited power/computation resources or high power consumption rates. Examples include portable devices such as cell phones, PDAs, iPods, laptops or search dedicated servers.
•  Simple – two-phase protocol avoids the need for complex arbitration
•  Efficient – throughput increases by up to 2.2x and up to 27% energy savings
•  Reliable – protocol symmetrization eliminates glitches

Related Publications: